DBBC Setup and Operation

Uwe Bach

Max-Planck-Institut für Radioastronomie (MPIfR), Bonn

IVS TOW, MIT-Haystack Observatory, May 2015

Content

- DBBC hardware characteristics
 - What is it good for
 - A tour around the DBBC
 - Component description
- Installation of a DBBC
- DBBC software
 - Poly-phase Filter Bank (PFB)
 - Digital Down Conversion (DDC)
- Basic testing
- Field System integration
- VLBI operation



The VLBI backend



The DBBC Achitecture

IFn (MHz) 1~512, 512~1024,1024~1536, 1536~2048 or 1~1024, 1024~2048 MHz



DBBC Outside (front view)



DBBC Outside (rear view)









DBBC Inside





DBBC Inside





DBBC Inside



The DBBC Achitecture

DBBC2 / DCCB2010 Schematic Top View



The DBBC Achitecture



The air cooling flow from a side view



General Features

- 4/8 RF/IF Input out of 16 (4x4) in a range up to 2.2 (3.5) GHz
- 1024/2048 MHz sampling clock frequency
- More personalities for different observing modes
- Input 4/8 polarizations / bands
- Output 4/8 groups of 32 data channel
- Output as VSI interfaces or as 10G Ethernet streams
- Control under Field System or other client console



Component description

- 1. Analog Conditioning Module CoMo
- 2. Analog-Digital Converter (ADB1 / ADB2)
- 3. Data Processing (Core2)
- 4. Connection and Service (FiLaIN/OUT – FiLa10G FILA10G-4)
- 5. Timing and Clock (CaT2 Clock and Timing)
- 6. Computer Control (PCSet)

1. Conditioning Module (Unica3)



- 4 selectable RF inputs
- 4 selectable Nyquist f Iters
- 31.5 dB programmable attenuation
- Total power full band
- Manual or automatic gain control

1. Conditioning Module (Unica4)





2. Analog to digital converter ADB1/2





- Analog input: 0 2.2 GHz
- Max Sampling clock 1.5 GHz
- Max Instantaneous bandwidth 750 MHz (real) / 1.5 GHz (complex)
- Output data 2 x 8-bit @1/4 Sclk DDR

- Analog input: 0 3.5 GHz
- Max sampling clock 2.2 GHz
- Max instantaneous bandwidth
 1.1 GHz (real) / 2.2 GHz (complex)
- Output data 2 x 8-bit @1/4 Sclk DDR 4 x 8-bit @1/8 Sclk DDR
- Piggy pack module support for 10-bit output and connection to Fila10G

3. Basic processing unit - Core2



- Input rate: (4 IF x 2 bus x 8-bit x SClk/4 DDR) b/s (2 IF x 4 bus x 8-bit x SClk/8 DDR) b/s
 - Typical output rate: (64 ch x 32-64-128) Mb/s
- Programmable architecture
 - Digital down conversion (DDC) 1 Core2 = 4 BBCs
 - Poly-phase Filter Bank (PFB)
 - 1 Core2 = 16 Poly-phase f Iters
- 1 VSI 32 channel output





First and Last board in the stack

- First: IN
 - Communication interface
 - JTAG programming channel
 - 1pps in
- Last: OUT
 - 2 VSI interfaces
 - 1pps monitor out
 - 80 Hz continues calibration out







6. PC Set – Control computer



ADLink PCI9111HR: Communication with Conditioning Modules for IF total power measure, automatic gain control, registers control, etc.

ADLink PCI7200:

Communication with 32-bit bus for Core2 register setting, total power measurement,

state statistics, etc.

Adventech PCI-7030: Half Size PCI Motherboard (Intel Atom) on PCI backplane



Xilinx programmer: FPGA device configuration through USB – JTAG interface



Installation of a DBBC

How to connect the DBBC



RF/IF input



Installation of a DBBC





Installation of a DBBC



FiLa10G (SA)





- Two independent 10G Ethernet UDP port
- Physical interface optical XFP
- 10G port fully bidirectional
- Installed inside the DBBC box or as stand-alone
- Data rate: 1 2 4 Gbps each 10G port
- Format mode: RAW, MK5B or VDIF





FiLa10G Software

• FILA10G Files:

c:\DBBC\bin\timesyncFILA10G.exe (MK5B time set)
c:\DBBC\bin\vdif_timesyncFILA10G.exe (VDIF time set)
c:\DBBC\bin\sendstr.exe (serial communication)
c:\DBBC_conf\FilesDBBC\fila10g_v3.3.1.bit
c:\DBBC\doc\DBBC2 FILA10G Command set v3.3.1.pdf

Note: a program to sync with a NTP server is required (eg. NetTimeSetup-314.exe) or new FiLa10G modules have a GPS module build in that can be used to get the GPS time.

Setting up the FiLa10G

- Upload of the f imware is
 - automatically made by the DDC/PFB control software (internal FiLa10G)
 - done with an additional Xilinx JTAG programmer using a script for IMAPCT (external FiLa10G-SA)
- Communication is through serial port or Ethernet in the stand-alone version
- Commands available (see document)
- VDIF packet size setting (see document)
- Script f les can be used for block of commands (see batch)

Observing modes

- DDC: tunable, channel bandwidth between 1 MHz and 16 MHz, U&L, Continuous cal with 80 Hz synchronization, modes: geo, astro, astro2, w-astro, lba, test
 DDC-E: like DDC but bandwidth up to 32 MHz (astro3)
- PFB: fixed tuning, channel bandwidth 32/64 MHz, all U or L depending on the Nyquist zone
- DSC: full 4 x 512/1024 MHz, max 8 x 1024 MHz band direct sampling conversion, all U or L depending on the Nyquist zone
- SPECTRA: 4Kch/IF spectrometer, max 32K channels

DDC – digital down conversion

Conversion to baseband, tunable channels of variable bandwidht



PFB – poly-phase filter bank



PFB – poly-phase filter bank







How the observing mode is selected

- Using a dedicated firmware
- Using a dedicated control software
- Using a dedicated configuration text file

Software (Windows XP)

Files Structure:

C:\DBBC\bin \rightarrow control software

C:\DBBC\doc → manuals

C:\DBBC_CONF\ \rightarrow configuration text f les

C:\DBBC_CONF\FilesDBBC \rightarrow f rmware

	rdesktop - 10.100.100.36		
normal DBBC Progr	am DDC v104_2	- 🗆	×
My Docume Connand from 134.1 Connand from 134.1 Connand from 134.1 Connand from 134.1	04.64.233: Conmand received: dbbc05 6 04.64.233: Conmand received: dbbc06 6 04.64.233: Conmand received: dbbc07 6 04.64.233: Conmand received: dbbc08 6		2Gbps PFB DBBC2 V14
Connand from 134.1 Connand from 134.1 Connand from 134.1 hamachin Connand from 134.1 Connand from 134.1	84.64.233: Command received: dbbcHr 7 84.64.233: Conmand received: dbbcHr 6 84.64.233: Conmand received: dbbc81 6 84.64.233: Conmand received: dbbc82 6 84.64.233: Command received: dbbc83 6		DBBC client v3.exe
Connand from 134.1 Connand from 134.1 Connand from 134.1 Connand from 134.1 Connand from 134.1	04.64.233: Conmand received: dbbc04 6 04.64.233: Conmand received: dbbc05 6 04.64.233: Conmand received: dbbc06 6 04.64.233: Conmand received: dbbc08 6 04.64.233: Conmand received: dbbc08 6 04 64 233: Command received: dbbc16 2		Normal DBBC
Analyze Connand from 134.1 Connand from 134.1 Connand from 134.1 Connand from 134.1	84.64.233: Conmand received: dbbcifb 7 84.64.233: Conmand received: dbbcifb 7 84.64.233: Conmand received: dbbcifb 7 84.64.233: Conmand received: dbbcifb 7		Program D
Conmand from 134.1 Conmand from 134.1 Conmand from 134.1 Server restarted Waiting for connec	04.64.233: Command received: dbbcifb ? 04.64.233: Connection lost. tion		-
Address C:\DBBC_CONF			💌 🛃 Go
Folders X	Name 🔺	Size Type	Date Modil ^
🗉 🥯 Local Disk (C:)	D dbbc_config_file.txt	1 KB Text Document	10/4/2012
E CALINK	bbc_config_file_101.txt	1 KB Text Document	7/11/2013
B CO 068C	dbbc_config_file_102.txt	1 KB Text Document	11/19/201:
in bin	dbbc config file_102b.txt	1 KB Text Document	7/11/2013
Co manuals	D dbbc config file 104.txt	1 KB Text Document	12/11/201:
E DEBC CONF	D dbbc config file 105.txt	1 KB Text Document	3/19/2014
FiledDBBC	D dbbc config file 105E.txt	1 KB Text Document	4/23/2015
T Consents and Sattin	dbbc config file 105F.txt	1 KB Text Document	3/19/2014
	D dbbc_config_file_120509.txt	1 KB Text Document	10/17/201:
<	C		2
🐮 start 🛛 🖾 Command Proc	npt 🛛 🚳 Normal DBBC Progra 🎑 CIDBBC_CONF	: 22	3 🗐 5:01 PM



SPECTRA - Spectrometer

Technical Notes

Files: 10

Files: 1

Copyright © 2009 - 2011 Hat-Lab. - All Rights Reserved. Webmaster - P.R. Platania - Website Powered by Joomla!

Software



BASE Package c:\DBBC\bin\DBBC client v3.exe (general client) c:\DBBC\bin\clock1024.exe (CAT2 1024) c:\DBBC\bin\clock2048.exe (CAT2 2048) c:\DBBC\bin\ad9858.exe (CAT1) c:\DBBC\bin\power.exe (on-off hardware) c:\DBBC\bin\agc_if.exe (CoMo Unica3 test) c:\DBBC\bin\agc_if_unica4.exe (CoMo Unica4 test)



Software

• DDC:

c:\DBBC\bin\DBBC2 Control DDC v104.exe (server)
c:\DBBC_conf\dbbc_config_file_104.txt
c:\DBBC_conf\FilesDBBC\dbbc2_ddc_v104.bit
c:\DBBC\doc\DBBC2 DDC command set v104.pdf

• PFB:

c:\DBBC\bin\DBBC2 Control PFB v15.exe (server)
c:\DBBC_conf\dbbc_poly_config_file_15.txt
c:\DBBC_conf\FilesDBBC\ dbbc2_pfb_v15.bit
c:\DBBC\doc\DBBC2 PFB command set v15.pdf



DDC configuration file

c:\DBBC_conf\dbbc_config_file_104.txt

Example:		
1 dbbc2_ddc_v104.bit	597.00 8	\leftarrow the f rst number is indication of ADB1 2, in this case ADB1 is on
1 dbbc2_ddc_v104.bit	682.00 8	IFA and ADB2 on IFB, ADB1 in IFC, no Core2 for IFD
1 dbbc2_ddc_v104.bit	853.00 8	If no Core2 is inserted in the first and second column put 0.
1 dbbc2_ddc_v104.bit	938.00 8	The second parameter is the firmware file name to be used.
2 dbbc2_ddc_v104.bit	597.00 8	The third and fourth parameters are frequency and bandwidth respectively.
2 dbbc2_ddc_v104.bit	682.00 8	
2 dbbc2_ddc_v104.bit	853.00 8	
2 dbbc2_ddc_v104.bit	938.00 8	
1 dbbc2_ddc_v104.bit	597.00 8	
1 dbbc2_ddc_v104.bit	682.00 8	
1 dbbc2_ddc_v104.bit	853.00 8	
1 dbbc2_ddc_v104.bit	938.00 8	
0 dbbc2_ddc_v104.bit	597.00 8	Each Core2 board supports 4 bbcs so if not present 0 has to be inserted in
0 dbbc2_ddc_v104.bit	682.00 8	four lines
0 dbbc2_ddc_v104.bit	853.00 8	
0 dbbc2_ddc_v104.bit	938.00 8	
1 fla10g_v2_1.bit ←	if a FILA10G	is installed set 1st version 1 (with ACE), 2nd version (without ACE 2), otherwise 0
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFA
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFB
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFC
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFD
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFE
0 38000		ho unica=0 unica3=1, unica4=2, initial CoMos target values for IFF
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFG
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFH
107 112 0 0		← phase calibration values
CAT2 1024	\leftarrow (CAT1 2 and sampling frequency



Starting the software

DDC: running DBBC2 Control DDC v104.exe

DBBC Control n	net_v101.exe			- 🗆 ×
core 1 1 core 2 1 core 3 1 core 4 1 core 5 1 core 6 1 core 7 1 core 8 1 core 9 0 core 10 0 core 11 0 core 12 0 core 12 0 core 13 0 core 14 0 core 15 0 core 16 0 FiLa10G 0 Reconfigure? y/	dbbc2_v101.bit conf. file dbbc2_v101.bit conf. file	130.990000 lo freq 140.990000 lo freq 170.990000 lo freq 230.990000 lo freq 340.990000 lo freq 420.990000 lo freq 470.990000 lo freq 192.990000 lo freq 207.990000 lo freq 247.990000 lo freq 247.990000 lo freq 247.990000 lo freq 267.990000 lo freq 200.990000 lo freq	4 bw filter 4 bw filter	

after the Core2 configuration is completed

then run a client ex. DBBC Client v3.exe or Field System

DDC Mode Commands and Form Table (see documents)

First tests with the DBBC

- Cabling the DBBC: IF, 1pps, 10 MHz, (80 Hz calibration?)
- Starting the DDC software (server) on the DBBC Windows PC
 - Newest version always available at http://www.hatlab.com/hatlab/support currently v104_2 or v105 for DDC
- Configuration file needs to be edit for your hardware installation.

First functionality can be tested with the DBBC_client or from the FS:

- select different IF inputs for the ADBs and let AGC adjustment work, e.g.
- > dbbcifa=2,agc,2 # to set RF input 2, agc on, IF filter 2 (0-500 MHz)

read out BBCs set different frequencies, ...

- > dbbc01=596.00,a,16.00 # to set BBC freq=596 MHz, IFA, BBC band width = 16 MHz

First tests with the DBBC

> dbbcifa=2,agc,2 # to set RF input 2, agc on, IF filter 2 (0-500 MHz)

> dbbc01=596.00,a,16.00 # to set BBC freq=596 MHz, IFA, BBC band width = 16 MHz

BBBC client v3.exe	- 0	×
Enter Command: dbbcifa Received from DBBC: dbbcifa/2,0,agc,2,0,38000		-
Enter Command: dbbcifa Received from DBBC: dbbcifa/2,0,agc,2,0,38000		٢
Enter Command: dbbcifb Received from DBBC: dbbcifb/3,0,agc,1,0,38000		
Enter Command: dbbcifc Received from DBBC: dbbcifc/4,0,agc,2,0,38000		
Enter Command: dbbc01 Received from DBBC: dbbc01/124.490000,a,8,1,agc,255,255,4639,4486,4644,4492		
Enter Command: dbbc02 Received from DBBC: dbbc02/140.490000,a,8,1,agc,255,255,5140,4758,5117,4745		
Enter Command: dbbcifb=2,agc,2 Received from DBBC: dbbcifb/2,0,agc,2,0,38000		
Enter Command: dbbcifb Received from DBBC: dbbcifb/2,0,agc,2,0,38000		
Enter Command:		-



Connecting a Mark5B(+)

Connect the DBBC VSI1 port to the Mark5B using VSI cable.

```
Set Mark5B needs to be synced to the 1pps on the VSI cable.
tstDIM > clock_set=32:ext
tstDIM > 1pps_source=vsi
tstDIM > dot_set=:force
tstDIM > dot?  # query several times to see if it stays synced
```

Test the quality of the connection	
DBBC > dbbcform=test,tvg	# starts TVG on the DBBC
tstDIM > tvr=0xffffffff	# TVR LED should be green.

If it is not green it might help to carefully disconnect and reconnect the VSI cable on both ends, sometimes cleaning the connectors with dry air is required.

Calibration or phase optimization is required at the system installation and has to be repeated after a hardware modification in the stack, transportation, or a new firmware. Periodically as a general check.

- Connect a synthesizer tuned to 764 MHz to all IFs.
- Load the firmware to test.
- Point all dbbcifa,b,c,d to this input
- Run the DBBC command: calibration=all
- ... wait



Calibration of the DBBC



60	27043	7 87	2 2	61803	16988
61	28534	7 65	3 2	05494	12851
62	28961	1 39	5 1	69170	10302
63	30158	5 35	2 1	44859	7090
64	30936	5 16	9 1	11552	3386
65	317749	9 10	2 9	5884	2313
66	32293	D 79	79	9745	1817
67	339064	4 67	5 4	644	1305
68	332014	4 57	37	7490	881
69	33803	1 55	28	3940	526
70	32431	3 54	- 22	2799	296
71	32054	7 52	2 17	7611	223
72	310049	9 51	10)504	187
73	27635	0 51	64	40 1	48
74	26040	1 51	47	751 1	06
75	251864	4 51	33	334 8	84
76	204240	5 51	20	061 7	6
77	16983	7 51	14	107 6	60
78	149612	2 51	11	55 5	6
79	97942	51	36	1 54	Ļ
80	74886	51	22	8 53	5
81	55966	50	13	0 53	5
82	46097	51	11	3 53	5
83	28929	51	80	53	
84	21030	53	69	52	
85	7957	55	59	52	
86	5530	55	51	52	
87	2958	57	51	52	
88	2078	61	50	52	
89	1368	80	50	52	
90	734	79	50	52	
91	247	117	50	52	

...

minM1 00050 ele1 107 minM2 00050 ele2 79 minM3 00049 ele3 92 minM4 00051 ele4 224



DDC configuration file

c:\DBBC_conf\dbbc_config_file_104.txt

Example:		
1 dbbc2_ddc_v104.bit	597.00 8	\leftarrow the f rst number is indication of ADB1 2, in this case ADB1 is on
1 dbbc2_ddc_v104.bit	682.00 8	IFA and ADB2 on IFB, ADB1 in IFC, no Core2 for IFD
1 dbbc2_ddc_v104.bit	853.00 8	If no Core2 is inserted in the first and second column put 0.
1 dbbc2_ddc_v104.bit	938.00 8	The second parameter is the firmware file name to be used.
1 dbbc2_ddc_v104.bit	597.00 8	The third and fourth parameters are frequency and bandwidth respectively.
1 dbbc2_ddc_v104.bit	682.00 8	
1 dbbc2_ddc_v104.bit	853.00 8	
1 dbbc2_ddc_v104.bit	938.00 8	
1 dbbc2_ddc_v104.bit	597.00 8	
1 dbbc2_ddc_v104.bit	682.00 8	
1 dbbc2_ddc_v104.bit	853.00 8	
1 dbbc2_ddc_v104.bit	938.00 8	
1 dbbc2_ddc_v104.bit	597.00 8	Each Core2 board supports 4 bbcs so if not present 0 has to be inserted in
1 dbbc2_ddc_v104.bit	682.00 8	four lines
1 dbbc2_ddc_v104.bit	853.00 8	
1 dbbc2_ddc_v104.bit	938.00 8	
0 f la10g_v2_1.bit ← i	f a FILA100	G is installed set 1st version 1 (with ACE), 2nd version (without ACE 2), otherwise 0
1 38000		\leftarrow no unica=0 unica3=1, unica4=2, initial CoMos target values for IFA
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFB
1 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFC
1 38000		ho unica=0 unica3=1, unica4=2, initial CoMos target values for IFD
0 38000		\leftarrow no unica=0 unica3=1, unica4=2, initial CoMos target values for IFE
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFF
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFG
0 38000		← no unica=0 unica3=1, unica4=2, initial CoMos target values for IFH
107 79 92 224		← phase calibration values
CAT2 1024	\leftarrow (CAT1 2 and sampling frequency

- Test recordings are good to control the correct sampling (bit statistics), band pass shape, and pcal tones
- The Mark5B comes with a set of programs that allow to check the bit statistics (bstate), do auto- or cross correlations (vlbi2), and extract phase cal (bpcal).
- More power full are the mark5access programs: m5bstate, m5pcal, m5spec, m5timeseries, ... Available from the EVN TOG wiki pages https://deki.mpifr-bonn.mpg.de/Working_Groups/EVN_TOG/DBBC/DBBC_Test_Procedures
- jive5ab allows to stream data directly on a local disk, which avoids to record on diskpacks and use disk2file for small tests.



oper@eff-mark5c-1:~\$ m5spec

m5spec ver. 1.3.1 Walter Brisken, Chris Phillips 20120508

A Mark5 spectrometer. Can use VLBA, Mark3/4, and Mark5B formats using the mark5access library.

Usage : m5spec <infile> <dataformat> <nchan> <nint> <outfile> [<offset>]

<infile> is the name of the input file

<dataformat> should be of the form: <FORMAT>-<Mbps>-<nchan>-<nbit>, e.g.:

VLBA1_2-256-8-2 MKIV1_4-128-2-1 Mark5B-512-16-2 VDIF_1000-64-1-2 (here 1000 is payload size in bytes)

<nchan> is the number of channels to make per IF

<nint> is the number of FFT frames to spectrometize

<outfile> is the name of the output file

<offset> is number of bytes into file to start decoding

The following options are supported

-dbbc Assume dBBC polarisation order (all Rcp then all Lcp)

-nopol Do not compute cross pol terms

-help This list



> bstate

Usage: bstate <input m5b fname> <# frames>

> bstate n13c1_ef_no0002.m5a 200

Ch		-	+	++	-	-	+	++	gfact
0	88032	157895	160426	93647	17.6	32.1	31.6	18.7	1.00
1	93899	151616	154405	100080	18.8	30.9	30.3	20.0	0.95
2	92338	153774	156561	97327	18.5	31.3	30.8	19.5	0.97
3	91497	154665	157139	96699	18.3	31.4	30.9	19.3	0.97
4	84797	161299	163577	90327	17.0	32.7	32.3	18.1	1.03
5	89860	155939	158073	96128	18.0	31.6	31.2	19.2	0.98
6	88426	157547	159995	94032	17.7	32.0	31.5	18.8	1.00
7	85429	160711	162749	91111	17.1	32.5	32.1	18.2	1.02
8	89485	153806	157650	99059	17.9	31.5	30.8	19.8	0.97
9	92445	150796	154915	101844	18.5	31.0	30.2	20.4	0.95
10	89559	153929	157131	99381	17.9	31.4	30.8	19.9	0.97
11	92958	151219	155066	100757	18.6	31.0	30.2	20.2	0.95
12	89607	153163	157750	99480	17.9	31.6	30.6	19.9	0.97
13	84856	158081	162791	94272	17.0	32.6	31.6	18.9	1.01
14	84164	159461	163177	93198	16.8	32.6	31.9	18.6	1.02
15	83381	159953	163898	92768	16.7	32.8	32.0	18.6	1.02



> bpcal

Usage: bpcal <input m5b fname> <tone freq (KHz)> <# frames> > bpcal n13c1_ef_no0002.m5a 2490 500

integration time 0.078 sec ch amp phase(dg) 1 153.7 0 0 -93.5 1 2 1 83.2 3 2 -20.0 4 1 -54.9 5 2 -111.1 6 0 -179.6 7 1 -152.4 8 12 -94.5 9 11 -82.5 10 11 -69.3 11 12 -47.9 12 12 24.3 13 12 -58.8 14 10 -154.2 15 9 134.2

- The DBBC is fully integrated into the Field System for DDC mode operation. See /usr2/fs/misc/dbbc.txt for all details.
- There are the typical control-files that need to be adapted for a new backend and one special for the DBBC IP address:
 - *dbbad.ct*I hold the DBBC IP address
 - *equip.ctl* for the FS
 - *skedf.ct*l for DRUDG
 - Some more in point.prc, station.prc, and .Xresources
- Once this is done the FS should be ready to DRUDG and observe DBBC schedules.

define proc library 00000000000 EFLSBERG Ef " EUR135 " drudg version 2015Jan29 compiled under FS 9.11.07 "< DBBC rack >< Mark5B recorder 1> enddef define exper initi 0000000000x proc library sched initi logsw jv mk5=DTS id? mk5=OS rev? mk5=SS rev? mk5=status? enddef define setupsx 00000000000000x pcalon tpicd=stop mk5b mode=ext,0x55555555,,8.000 mk5b mode form=geo form dbbcsx4 ifdsx cont cal=on.4 bbc gain=all,agc,12000 tpicd=no,200 bank check tpicd enddef

define dbbcsx4 00000000000000x bbc01=100.99.a.4.00 bbc02=110.99,a,4.00 bbc03=140.99.a.4.00 bbc04=200.99.a.4.00 bbc05=310.99,b,4.00 bbc06=390.99,b,4.00 bbc07=440.99,b.4.00 bbc08=460.99.b.4.00 bbc09=112.99.c.4.00 bbc10=127.99.c.4.00 bbc11=137.99.c.4.00 bbc12=167.99,c,4.00 bbc13=187.99,d.4.00 bbc14=192.99,d,4.00 enddef define ifdsx 0000000000000x ifa=4,agc,2,38000 ifb=4,agc,2,38000 ifc=2,agc,2,38000 ifd=2,agc,2,38000 lo=loa,8110.00.usb,rcp,1 lo=lob,8110.00,usb,rcp,1 lo=loc,2100.00,usb,rcp,1 lo=lod,2100.00,usb,rcp,1 enddef



Estimate the best IF level

- IF commands (dbbcifa, or ifa (FS)) allow to specify values for the IF target counts where the AGC should adjusted to.
- With an increasing number of DBBCs the best target IF levels seem to cluster around 35000 to 45000 counts, but it might be worth to test those for your DBBC.
 - Best to use with a true receiver with phase-cal on.
 - Then change the attenuation in steps of 2.5 dB over the whole range, while checking detector counts, bbc counts and doing some short 10 sec recordings at the Mark5B
 - Analyse the recordings using bpcal to measure the Pcal-tone amplitudes.

Estimate the best IF level



Estimate the best IF level



Figure 2: Phase-cal amplitude calulated by bpcal over 0.15 sec against detector counts.





VLBI - Komrolibiati / Checkiste enselst any Diensing, 28, April 2015 6:48 Uhr

Wetter:

01.

0.4

Programm-Name: rk08ww Art: DBBC Beginn : SUN., MAY. 03, 2015 Tag: 123 Startzeit: 15:00:00 UTC Ende : SUN., MAY. 03, 2015 Tag: 123 Endreit : 16:00:00 UTC 1. Ouelle: 1123+264 Azimut: \$0.8 Elevation: 26.9 Kontrolle: 1. Freq 0 Empfaenger: 860mm LINE 500MMs Version: - 746 Proefen . MEA (Empfaengerraum) - 840 MH -ESM1: 5 BX1 2 Sky_freq = 04850*LSB SDH . Iussetzlich XFFTS: Auf 500 MHz oder 2 GHz Filter einstellen C MultiFiBs Mode suf 161, Pegel am xfftsGUI oksy? ULO-Select Wahlschalter (§ 315) mach untenj $^{\circ}$ Phasen-Diskriminator (S 172-2) an! schedule = rk08wwel.#1 (#1- to start at the first line). С Starten der Schedule mit С Phasecal: on Bei aktiver Schedule kann mit 'phasecal - on/off' die Phasecal geschaltet werden. Zur Kontrolle sollte in den Bandpass des XFFTS gezoomt werden, dort kann man die Toene in einem Abstand von 1 MHz als Kamm sehen. Abfragen mit bbcread BBC-Pegel (zeigt auch die BBC-Frequenzen an) Einstellung erfolgt automatisch, Pegel counts variable. (benutzte Videokonverter: siehe Rueckseite) Abtrage mit ifread FO-Endeking: 0 Einstellung erfogt automatisch, Pegel sollte um 38000 liegen catava (Anterne und OBSINP muessen im VLBI Modus sein) Tays messure: (Tays in benutzten BBCs okay; S7 laeuft?) Toys-(Typische Werte bei schwache Quellen: z.B. 18cm-35-40, 6cm-30-35, 5cm-30, 4cm-25-30, 1.3cm-90-100 (wettersbhaengig)) keine HALT in 'System Status' fenster SCHEDULE laueft? 0 83.654 GB Aufnahme auf: DiskPack (Rueckseite beachten!!!) Total: **** Moskau **** Morrelator: SumLo = 4100.00 Bemerkungent

Baender/DiskPacks:		
01	 05.	_
02.	 06.	
03.	07.	

08.

Probleme, Austaelle:

Neu:

Die Schedules werden nicht mehr ausgedruckt, koennen aber bei Bedarf im FSPC1 VNC-Fenster mit: /home/oper-gv /usr2/sched/Listings/rk08wws.np.ps /home/opers-lpr/usr2/sched/Listings/rk08wwsnp.ps angesehen bzw. ausgedruckt werden.

DBBC und IF Einstellung:

mk5b_moderext,0x03030303,,32.000 formnastro ifa=1,a-pc,1,38000 112-3, egc, 1, 38000

Einstellung der Videokonverter:

Frozedur dbbc01d ; bb-c01=736.00, a, 16.00 bbc05-736.00, b. 16.00

C

Angaben kontrolliert und Programm gestartet von:

ggf. DiskPack entnommen gof. Phasecal abgeschaltet

ggf. ULO-Select Wahlschalter (S 315) nach oben!

Nach dem Experiment:



ons

01:d





