



Correlators for the PdB interferometer :

#### Part 1 : The Widex correlator

#### Part 2: Development of next generation





#### WideX : 4x2 GHz BW for 8 Antennas

Casper 2010

Sampling : 4 Gs/s, 2-bit 4-level, 2nd Nyquist window

Time multiplexed system : Format conversion to 16 streams, with bulk delay implemented in the Stratix3 FPGA internal RAM @250 MHz

Correlator chipNEC 0.15um, 2048 lags, 250 MHzChips per board...28Boards per unit...16Correlator chip count...1792

.... ( a flavour of ALMA, but reasonably sized )





#### WideX correlator chip : ASIC vs. FPGA (Jan,2007)

Casper 2010



#### The total power Is 5.1 KiloWatts

### Probably the last representative of an extinguishing species...



Casper 2010

W1 + W3 G29.96-0.02 0.3 Hot-core 0.2 Flux (Jy) <sup>13</sup>CS 2-CH\_COOH 23 HC<sub>3</sub>N 10-9 HC<sub>3</sub>N 10-9 CH3)2C0 20-20 H\_0CH 12-12 CH<sub>3</sub>OH 1<sub>0,1</sub>–2 CH<sub>S</sub>CN 5-4 V<sub>S</sub> -H(41)α 0.1 CH3<sup>13</sup>CN 5-0 Ŷ -0.1 9.1 10<sup>4</sup> 9.2 10<sup>4</sup> 9.3 10<sup>4</sup> 9.4 10<sup>4</sup> Freq. (MHz)

Casper 2010







### Part 2: Building blocks for the next generation

Casper 2010





#### local interferometer configuration

One Channel is a digital stream of 16 bits@ 128 MHz (8 bits complex) representing a +/- 64 MHz chunk of IF frequency . The PFB delivers 64 such channels.



#### **VLBI** phased array configuration



Casper 2010

Some merits of channelization

Merit 1: Only the selected channels are transmitted to the product electronics, which work at a low frequency.

Merit 2: A 1-sample digital delay behaves as a fractional sample delay for the channel .

Merit 3: The additions for VLBI phased array mode are performed over a single channel, where the receiver group delays are assumed to be constant.

Bonus : Each channel can have a Total Power Detector to determine the receiver Temperature profile across the whole IF (64 points)



Design of a test PCB is in progress, based on :

- A 5-bit, 20Gsps ADC prototype chip, from a « famous manufacturer based in Grenoble »
- An ALTERA Stratix IV 230 GX, including 24 8 GBps transceivers
- An initial design clock speed of 8 GHz, to be increased as high as possible.



Casper 2010



Issues to be experimented :

- Synchronization of the 20 high speed data lines with the ALTERA transceivers (AC-coupled)
- Data de-scrambling from the Sonet  $1+X^6+X^7$  sequence
- Synchronization of the polyphase switch to the ADC built-in /64 clock divider





Casper 2010

(simulation by Roberto Garcia)

#### **Spectral Clipping**



Marc Torres

# Some merits of the « half overlap and clip » channelization method

- Seamless stitching of the spectra.
- Naturally lends itself to polyphase implementation
- Prototype filter has few coefficients
- Backplane traffic is reduced by 2 if spectral clipping is performed in the signal electronics.
- The product electronics work on 100% useful data.
- The computers and archive work on 100% useful data

# These savings largely pay off the sacrifice of 50% of the channels at the FFT level.

(note that doubling the number of points of an FFT engine requires little additional resource)

#### Digital front End for VLBI mode



For VLBI, the phase of every antenna is aligned on the reference antenna prior to summation. This is performed for every BBC channel

Casper 2010



Summation is performed on Complex Data then converted to Real 32 MHz USB and LSB basebands, later truncated to 2-bit for Mark 5 formatting and recording.



## Practical results expected 2010 Q4

To be followed by a 2nd version, targeted at interferometry :

- Synchronization of two ADC's
- Fine delay system test

p./www.iram.fr/IRAMFR/TA/backend/WideX Google + « widex correlator backend »

Olivier GENTAZ gentaz@iram.fr Roberto GARCIA garcia@iram.fr